In-depth analysis and tutorials on all things chip design

An intuitive breakdown of synchronizer metastability in clock domain crossings, exploring the physical causes and the math behind the MTBF equation.

1

The shift from AXI/ACE to CHI, the fundamental building blocks of a CHI network, and the transition to a packetized Network-on-Chip (NoC).

2

The core cache coherence state model and the directory-based approach in CHI.

3

Step-by-step lifecycles of critical read and write transactions through the interconnect.

4

How the network manages congestion, ensures forward progress, and prevents system lockups.

5

Specialized transaction types that enable modern, heterogeneous SoC architectures.

Silicon Design, Decoded.