All Posts

An intuitive breakdown of synchronizer metastability in clock domain crossings, exploring the physical causes and the math behind the MTBF equation.

The shift from AXI/ACE to CHI, the fundamental building blocks of a CHI network, and the transition to a packetized Network-on-Chip (NoC).

The core cache coherence state model and the directory-based approach in CHI.

Step-by-step lifecycles of critical read and write transactions through the interconnect.

How the network manages congestion, ensures forward progress, and prevents system lockups.

Specialized transaction types that enable modern, heterogeneous SoC architectures.